I. INTRODUCTION
N OWADAYS, pinned photodiode (PPD) CMOS image sensors (CIS) are widely used for commercial and scientific applications, because they have achieved very competitive performances [1] , [2] . Despite PPD devices are commonly used [3] , [4] , characterizing, extracting the key parameters, and simulating them are still not straightforward. Indeed, the PPD is placed within a pixel integrated inside an array, and an experimenter cannot directly access basic parameters like the photodiode capacitance, the full well capacity (FWC), or the pinning voltage (V pin ).
To overcome this difficulty, special test structures were developed by various authors [5] - [10] , in order to access to the pinning voltage for instance. However, it appears that results are delicate to interpret, because the electrical or the physical environment is not the same. Recently, a measurement technique was proposed to extract PPD parameters directly on a CIS pixel array, without the need of an associated test structure [8] . This method allows the extraction of the pinning voltage, the FWC, the photodiode capacitance, and, in some case, the threshold voltage of the transfer gate (TG) [9] , [11] , [12] . Analyzing the full behavior of the experimental curve is not elementary, and the extraction of key parameters might be affected by nonidealities, which have been attributed to charge partition or even thermionic injection [11] - [13] . However, a disagreement is still existing on the different regimes and mechanisms explored by this technique. Therefore, the first goal of this paper is to validate the mechanisms involved in the pinning voltage measurement proposed in [8] , such as the thermionic injection and the charge partition, using TCAD simulations. The second goal of this paper is to study the influence and the consequence of conception artifacts (nonidealities) like nonoptimized implantation or incorrectly placed designed layer on the pinning voltage characteristic. These results should help the community to exploit the V pin measurement as a diagnostic tool and possibly to optimize a design or a process. Finally, a last goal is to simulate the PPD in the normal reading condition, and to demonstrate the presence of the charge partition mechanism.
II. DEVICE AND TEST DESCRIPTION

A. Studied Device
All the simulations shown in this paper are based on experimental results published in [11] . These results were obtained on a 4T CIS. The pixel is based on a PPD with its readout circuitry composed of a TG and the three additional transistors needed for resetting the pixel, amplifying the signal, and selecting the pixel [14] . The reference pixel studied in this paper is a square PPD of 2.5 × 2.5 μm 2 with a long TG on one side. The biases used are compatible with the CMOS technology, between 0 and 3.3 V.
B. Test Description
The pinning voltage measurement method developed in [8] consists in a special readout mode of the imager. Indeed, it requires to inject charge in the PPD via the floating node by means of a modification of the reset drain bias (V ddRST ). To do so, an injection phase is added to the basic timing diagram, before the reset of the floating node [8] , [11] by lowering the V ddRST to a polarization V inj . The V pin characteristic is obtained by sweeping V inj from −1.0 to 3.3 V, the other electrical commands inside the pixel remaining at V low = 0.0 V or V high = 3.3 V. The full experimental details are reported in [11] . An example of the experimental curve obtained for the V pin measurement is given in Fig. 1 . At high injection voltage, when V inj is higher than the TG inversion voltage V inv , no charge can be injected in the PPD and the output characteristic is null and flat (region "C"). Indeed, in this situation, the electron quasi-Fermi level is higher than V pin and the channel potential under TG. An intermediate regime appears between V inv and V pin and the characteristic looks like a plateau (region "B"). The root cause of this phenomena is the presence of charge under TG, because the electron quasi-Fermi potential is below V inv . When the TG is switched OFF, some electrons drift also toward the PPD and electrons are thus injected. This charge injection effect is called the charge partition [11] , [15] , [16] . If the injection voltage is inferior to V pin , a linear injection takes place and the amount of injected electrons raises with the reduction of V inv (region "A"). In this condition, the electron quasi-Fermi potential is identical in the PPD, under the TG and in the floating diffusion. For a low injection level, a plateau may be visible. If the plateau is visible for V inj ≥ 0, this observation may be due to a TG leakage, because its channel potential is not low enough when the TG is OFF [12] , or because of a saturation of the floating node. If it is visible for V inj ≤ 0, it is probably due to a too high junction forward current, which prevents additional charge injection in the PPD and discharge it [11] .
Around V pin , the regime transition is not abrupt, and an exponential charge injection is established between the linear injection and the charge partition regime. This observation is attributed to thermionic injection, as it will be discussed hereafter. Fig. 1 is also showing two points where the TG inversion voltage may be extracted. The TCAD simulation will help to understand what happens in this part and to discriminate the right inversion voltage.
A similar device and the same test set up is simulated in the following.
III. TCAD SIMULATION
A. Simulated Device TCAD simulations are conducted using the Synopsys Sentaurus software. All simulations are conducted in 2-D, as the transfer effects observed in this paper are only subjected to 2-D effects. Nevertheless, a 3-D device was simulated in order to check that the V pin characteristic was in good agreement with the equivalent 2-D device. The 2-D simulated device is composed of a PPD with its TG and a floating diffusion, and of a reset transistor allowing a floating state of the floating simulated node. The layers dimensions were taken from the real device characterized in [11] . As it is generally the case, the PPD comprises the following layers, displayed in Fig. 2 .
1) The N-PPD and the pinning P-PPD implantations.
2) The Pwell, isolating the circuitry from the bulk.
3) The N-plus layer, used for source or drain. 4) An antipunchthrough (APT), preventing leakage current between the floating node and the PPD. 5) A Vt adjust layer avoiding the presence of a barrier between the PPD and the APT layer. 6) A P-plus layer is used here as a ground contact. All doping profiles were obtained by the SIMS measurement, and the 2-D device is created by the Sentaurus Structure Editor. The gate spacers width is fixed at 80 nm. An additional doping profile is used on the reset transistor to adjust its threshold voltage.
B. Simulated Test
The V pin measurement is simulated with the same condition as in II-B. After a reset of the PPD, electrons are injected in the PPD by means of a timing diagram similar to the one used in [8] , [11] . At the end of this step, the number of injected electrons and the electron quasi-Fermi potential in the PPD is read. Then, electrons are transferred in the reset floating node, and its potential is evaluated. This simulation sequence is performed for several V ddRST between 0.0 V to 3.3 V. During the electrical simulation, the following recombination models are activated in Sdevice: Auger, SRH(doping dependence) and Band2Band [17] . Fig. 3 shows the simulation result for the V pin measurement. As it can be seen, the simulated curve looks like the experimental one. At V ddRST = 0 V, the voltage drop of the floating diffusion is the highest, and it linearly decreases with the increase of V ddRST until V ddRST = V pin ≈ 0.7 V. For higher V ddRST , almost no more charge is injected in the PPD and the voltage drop remains flat. At V ddRST = 0 V, the electron quasi-Fermi potential of the PPD is equal to 0.0 V, because the PPD is at the equilibrium full well capacity (EFWC) [11] , [18] , and the amount of injected electrons is 18 000. Then, between V ddRST = 0.0 V and V ddRST ≈ 0.7 V, the electron quasi-Fermi level in the PPD (eQ F PPD ) linearly increases as the amount of injected electrons decreases. In addition, between V ddRST ≈ 0.7 V and V ddRST ≈ 0.9 V, the electron quasi-Fermi level still rises until eQ F PPD = 1 V following a different law. Indeed, in this regime, the amount of injected electrons exponentially decreases until approximately a dozen of electrons. This particular regime is due to the presence of thermionic emission, which is an exponential function of the electrostatic barrier seen by electrons [19] , [20] . Finally, between V ddRST ≈ 0.9 V and V ddRST ≈ 3.0 V, the electron quasi-Fermi level slightly increases of 0.05 V and the number of injected electrons slightly decreases until the full depletion of the PPD. This last regime corresponds to the charge partition regime, as mentioned in [11] . Therefore, as concluded in [13] , in TCAD simulation, two different extractions of V pin may be done: the higher one (here, 0.9 V) gives the electron quasi-Fermi level of the PPD when it is fully depleted as defined by Krymski and Feklistov [21] and the lower one (here, 0.7 V) is accessible experimentally and represents the electrostatic potential minimum of the PPD achieved when the depleted volumes contact. In the following, V pin will represent the lowest value, accessible experimentally.
In Section III-C, the TCAD simulation and an analytical model are used to understand the mechanism at the origin of the thermionic injection.
C. Thermionic Injection 1) Without Barrier: First, the thermionic injection is modeled without any potential barrier between the PPD and the region under the TG. In this condition, it is supposed that the thermionic injection only occurs from the TG to the PPD when V pin ≥ V inj . The amount of injected charge is then [20] 
In this paper, Area inj is taken as 10 nm × 1 μm and K ≈ 1.2 × 10 −8 Am −2 K −2 . Fig. 4 shows the V pin measurement with the theoretical thermionic injected electrons using the calculated parameters for V ddRST ≥ 0.7 V. As it can be seen, the amount of injected charge is much too high. In order to fit more suitable values, Area inj should be reduced by seven orders of magnitudes. Consequently, the hypothesis "without barrier" is unsuitable.
2) With Barrier: A potential barrier φ is introduced between the PPD and the region under the TG. Electrons can go through this barrier from the TG and from the PPD. The amount of thermionic charge injected from the TG to the PPD is
At first, the amount of thermionic charge injected from the PPD to the TG should be
However, compared with the reservoir of charge under the TG, the reservoir of charge in the PPD is extremely limited, because only few electrons have passed the barrier from the TG to the PPD. Therefore, the amount of electrons that can go through the barrier from the PPD to the TG must be balanced by a factor called here α, which depends on the amount of electrons located in the PPD
If the amount of charge in the PPD is high or if Q thTG is high, the factor α has to approach 1.0. In opposition, if the amount of charge in the PPD is very low or if Q thTG is low, the factor α has to approach 0.0. For this reason, the factor α is expressed as follows:
where A is a constant. The theoretical amount of thermionic injected electrons using an energetic barrier is displayed in Fig. 4 (curve e_Tinj  barrier) , by taking a barrier φ = 100 mV. By adjusting the A constant (in this paper, A = 0.9999928), it is possible to figure out the thermionic part of injected electrons. To illustrate it, the number of injected electrons in the PPD is plotted minus the thermionic injected electrons, and it can be seen that the exponential part of the injected electrons curve has disappeared. This shows that the thermionic injection is a bidirectional injection between the PPD and the TG around a small potential barrier.
To gain a better insight on how the thermionic injection occurs, Fig. 5 shows a potential diagram under three conditions. First, if V ddRST is too high, no thermionic injection is detectable [ Fig. 5(a) ]. When V ddRST is around V pin , the thermionic injection takes place and few electrons are injected in the PPD [ Fig. 5(b) ]. Then, if V ddRST ≤ V pin , the potential is lower than the energetic barrier and electrons are linearly injected in the PPD [ Fig. 5(c) ].
This confirms that V pin must not be extracted at the point where the curve seems to meet the horizontal axis. V pin can be extracted from a linear extrapolation from the EFWC condition or by an integral extrapolation [11] .
It is important to note that the potential barrier introduced in this section for the V pin measurement does not affect the charge transfer from the PPD to the floating node in a real reading mode. Indeed, as shown in Fig. 6 , the potential barrier is pulled toward the much higher floating node potential and no potential barrier is visible.
3) Influence of TG Pulse Duration: In order to check the reliability of the TCAD model with the thermionic injection, the simulation is performed with various TG pulse durations during the injection phase. According to experimental results, the longer the TG pulse duration, the higher the contribution of the thermionic injection [11] , because the thermionic emission is directly time-dependent [see (1) ]. As it can be seen in Fig. 7 , for very short TG duration, the thermionic injection becomes negligible. And, by increasing the TG pulse duration, the thermionic injection is more and more visible. This observation validates the TCAD simulation and the presence of thermionic injection. 
D. Extracting a Potential Barrier From a Curve Shift
The potential barrier previously introduced does not affect the transfer from the PPD to the floating node in a reading mode. Let us suppose now that this potential barrier is strong enough and disturbs the PPD readout. This could be the case if the bottleneck or the "corridor" between the photodiode and the TG is long enough, creating an electrostatic barrier [11] . In this situation, the voltage at which the injection starts is reduced because of the presence of the potential barrier, and electrons remain in the PPD, causing charge transfer inefficiency (CTI). Consequently, the V pin curve is shifted to the left (Fig. 8) , and by knowing the PPD capacitance [11] , it is then possible to calculate the height of the potential barrier:
where Q PPDbarrier is the amount of electrons blocked in the PPD by the potential barrier extracted from Fig. 8 , V barrier is the height of the potential barrier, and C PPD is the PPD capacitance. In a similar way, other works mention a shift of the photon transfer curve because of a potential barrier under the TG, which is present in the reading mode [22] , [23] . Electrons remain in the PPD and cannot be transferred due to this potential barrier, and authors propose an extraction of their quantity from the curve shift. As shown in Fig. 8 , two kinds of potential barrier in the vicinity of TG may induce two different behavior on the V pin curve. If the barrier is present in injection and reading mode, Zoomed-in-view in of a simulated V pin characteristic, and a selection of 2-D electrons density distribution under the TG for V ddRST = 2.5 V, V ddRST = 2.95 V, and V ddRST = 3.3 V. TG inversion is visible for V ddRST ≤ 2.95 V.
it induces a curve shift and a higher CTI. If the barrier is only present in the injection mode, it influences the thermionic injection and should not increase the CTI.
E. Charge Partition
Charge partition is an effect, which is visible when V pin ≤ V inj ≤ V inv [11] . Indeed, when V inj is below V pin , an inversion channel appears under the TG, and a charge partition mechanism between the PPD and the FD occurs when the TG is turned OFF. As a consequence, a plateau is visible in the V pin characteristic between V pin and V inv (Fig. 1) . This plateau is also visible in the TCAD simulation (see Fig. 9 ). Although this effect is well identified, extracting the TG inversion voltage from this curve is not obvious [12] : 1) at the intersection of the V pin characteristic with the horizontal axis (at about 2.8 V in Fig. 9) ; 2) at the end of the plateau (somewhere between 1 V and 2 V in Fig. 9 ). To clarify this aspect, some TCAD pictures were recorded at several values of V inj , TG being on. As shown in Fig. 9 , the inversion channel is visible under the TG if V ddRST is lower than 2.95 V. Therefore, the TCAD simulation shows that the TG inversion voltage should be extracted at the intersection of the V pin characteristic with the horizontal axis. Further TG inversion voltages are extracted for various values of V TGhigh by means of 2-D electron density TCAD pictures on the TG region. In this exercise, the high V TG value is changed from 3.3 V to other V highTG values, V lowTG remaining at 0.0 V. All the extracted values are summarized in Table I . Using the methodology proposed in [11] , it is possible to estimate the channel doping level from the different inversion voltage extraction. An average doping concentration of 4.0 × 10 16 at/cm 3 is found from the values in Table I , which is in good agreement with the acceptor concentration used for the TCAD simulation (around 6.0 × 10 16 at/cm 3 ).
IV. STUDY OF CONCEPTION ARTIFACTS: DEVELOPMENT
OF A DIAGNOSTIC TOOL Once the TCAD model gives good confidence in reproducing Vpin experiment and all the V pin characteristic behavior, it can be used to study artifacts introduced by process or design parameters on the V pin characteristic. The aim is to elaborate a diagnostic tool based on the comparison of the V pin curve with a reference one, which can help the designer to find a root cause of a possible problem on PPD design or process.
With the aim of reaching this goal, three different conception modifications are introduced in the TCAD simulation, and their consequences are studied.
A. Modification of Antipunchthrough Implantation
In the first part of this section, the APT implantation position is modified around the reference position, which is defined by the foundry. TCAD simulations of the V pin measurement are shown in Fig. 10 for various shifts of the implantation. APT ≤ 0 means that the implantation is moved in the direction of the PPD, and APT ≥ 0 means that it is shifted in the opposite direction. As it can be seen, the closer to the PPD the implantation is, the lower the apparent V pin is, the lower the thermionic injection is, and the higher the lag is. The lag is identified by the amount of residual electrons not discharged in a previous PPD transfer and visible in the magnification of the curve in Fig. 10 , as a potential deviation of the floating node due to the lag transfer. The reason is the increase of "P" type doping between the PPD and the floating diffusion which leads to a higher potential barrier and a lower transfer quality. Thus, if the APT implantation is too closed to the PPD, the whole curve is shifted, and it shows a more pronounced drop before V pin , which prevents the right V pin extraction (Fig. 10) . In opposition, moving away from the PPD, the APT implantation improves the transfer but may increase the parasitic collection of the floating node and its leakage current with the PPD.
Second, the APT doping is changed. Simulations results are shown in Fig. 11 . Compared with the APT shift, similar effects TCAD V pin characteristic of the PPD with the reference N-doped TG, an undoped TG, and a P-doped TG. A magnification of the characteristic shows the charge partition and the lag.
are visible on the V pin curves by changing the implantation doping. The lower the doping is, the higher the thermionic injection is. And the higher the doping is, the lower the apparent V pin is, and the higher the lag is. With a too high APT doping, the potential barrier between the PPD and the FD is too high and the charge transfer is seriously affected. Moreover, as previously, V pin cannot be extracted.
To conclude, a too highly doped or a too closed APT implantation can be detected from the V pin measurement. Indeed, in this case, the PPD will have an important lag, and the V pin curve will show an apparent reduced V pin with a more pronounced drop before V pin and almost no thermionic injection.
B. TG Doping
In this situation, the TG doping is modified. First, the gate is let undoped, as if the "N" type doping implantation has been skipped. Second, the gate is "P" doped. Fig. 12 is showing the simulated results. With an undoped gate, the voltage drop across the gate becomes significant and the resulting potential difference at the bottom of the gate between the "ON" and the "OFF" state is getting small. As a consequence, it is extremely difficult to transfer charge to and from the PPD, and the V pin characteristic is strongly shifted to the small V ddRST values. If the TG is "P"-doped, the global V pin characteristic looks similar to the reference one. However, if a magnification of the "P"-doped characteristic closed to the horizontal axis is observed, it is possible to see a strong charge partition effect and a lower inversion voltage due to the TG "P" type doping, which decreases the flatband voltage. Moreover, resulting electrons attributed to the lag are also visible, because the "P"-doped gate has lower flatband voltage and it is then more difficult to transfer efficiently electrons between the PPD and the floating diffusion.
Finally, an undoped gate can be detected with a V pin measurement, because the apparent V pin is abnormally low. A "P" doped gate can be identified by extracting an abnormally low TG inversion voltage, associated with a higher lag compared with the "N" doped gate PPD.
C. NPDD Doping
Finally, the impact of the "N" sensor doping concentration on the V pin characteristic is evaluated. As expected and shown by Fig. 13 , a reduction of the "N" sensor doping concentration leads to a shift of the V pin curve to the left, because V pin and the EFWC are reduced. In opposition, a higher "N" sensor doping concentration increases the V pin , and therefore the EFWC. For the smallest values of V ddRST , the simulation shows a plateau, because of the saturation of the floating node. A higher "N" sensor doping concentration also causes a higher lag, because the PPD is more difficult to fully deplete.
Therefore, a change in the "N" sensor doping concentration is also detectable by the V pin measurement by means of the curve shift. A higher doping should also induce a higher lag.
D. Conclusion
To conclude this section, the TCAD simulations show that at least three kinds of conception anomalies can be detected by observing the V pin characteristic. This paper based on simulations highlights which part of the V pin characteristic is affected by the anomaly, and it can be used as a diagnostic tool based on the observation of the pinning voltage measurement.
V. PPD IN REAL OPERATING MODE
As the simulated PPD is now verified and calibrated, a TCAD study of the PPD in its standalone mode is performed. With the aim to study how the charge partition phenomena may occur in a PPD operated in real reading mode, the electrical simulation is modified. To do so, the injection phase using the reset transistor is suppressed in the timing diagram and replaced by an optical illumination. The illumination is characterized by a wavelength of λ = 700 nm and a power of 10 μW/cm 2 , which generates about 6600 electrons in the PPD. The rising and falling times of the electrical commands are 50 ns and the plateau during the transfer phase is 2 μs long. The monitoring of electrons stored in the PPD during the transfer phase is shown in Fig. 14 for three floating node lengths:
1) 100% of the reference length, as previously; 2) 71% of the reference length; 3) 29% of the reference length.
If the floating diffusion is not reduced, all electrons stored in the PPD are transferred in the floating node, and no electrons are reinjected in the PPD when the TG is switched OFF. If the floating node area is reduced at 71% of the reference, its capacity is reduced and about one electron remains in the PPD, because the floating node potential rises faster. At 29% of the reference area, two electrons remain in the PPD at the end of the transfer plateau, and when TG is switched OFF, more than three electrons are sent back in the PPD due to charge partition. 1 2-D electron density pictures of the PPD with the highest and smallest FD are displayed in Fig. 15 at the end of the transfer step and before the falling ramp, at half of the falling ramp and at the end of the falling ramp. In addition, the amount of electrons integrated in the PPD and under the TG are reported in Fig. 16 at the same time steps. When no charge partition is detectable in the simulation (100% FD and 71% FD), almost all electrons under the TG are transferred to the floating node before the half of the ramp down. In the PPD simulated with the smallest FD, a high amount of electrons under the TG is still not transferred to the floating node at the half of the falling ramp and the charge partition occurs in the last falling ramp part together with the transfer of the remaining electrons under TG.
This result shows that the charge partition mechanism may also occur in a PPD operated in a real reading mode, if the floating node is not sized correctly. Indeed, in this case, the floating node saturates before reaching the required FWC and electrons under the TG may go back to the PPD when TG is switched OFF. This mechanism occurs in the last part of the falling ramp of the TG, as a high amount of electrons has not been transferred to the floating node.
VI. CONCLUSION
TCAD simulations were conducted on a PPD in order to reproduced the pinning voltage measurement developed by Tan et al. [8] . TCAD results reproduce well experimental behaviors, and show the charge partition effect. By analyzing electrons distributions, these simulations have shown that the inversion voltage must be read at the intersection of the V pin characteristic with the horizontal axis. In addition, it was shown that a thermionic bilateral injection process occurs through a potential barrier at V ddRST ≥ V pin .
By using this TCAD setup, conception artifacts were simulated in order to operate the V pin characteristic as a diagnostic tool for the PPD design or process issues, by comparing the reference measurement with the one showing one or several problems. Therefore, TCAD simulations have shown that a 40% more doped or a 50 nm too closed APT implantation can be detected thanks to an important lag, a V pin curve showing an apparent reduced V pin with a more pronounced drop before V pin and almost no thermionic injection. Then, an undoped gate can be detected, because the apparent V pin is extremely low. A "P" doped gate can be identified by means of a lower 1 The same simulation was conducted with 300 electrons and did not show any spilled back electrons. It validates that the CTI is not degraded in the 29% FD device.
TG inversion voltage, associated with a higher lag than the "N" doped gate PPD. Finally, TCAD shows that a variation of 10% of PPD dose can be easily detected with Vpin measurements by observing a shift of the V pin curve and eventually a much higher lag for a higher "N" sensor doping concentration.
The PPD was also simulated in a real reading mode, as it is used in an imager. The TCAD simulator has shown that the charge partition mechanism may also be present in this case, in particular if the floating node has a small capacity. In this situation, the charge partition occurs at the end of the falling ramp of the TG.
